“School of Computer Science”

Back to Papers Home
Back to Papers of School of Computer Science

Paper   IPM / Computer Science / 10802
School of Computer Science
  Title:   Proportionally-Fair Best Effort Flow Control in Network-on-Chip Architectures
  Author(s): 
1.  M. S. Talebi
2.  F. Jafari
3.  A. Khonsari
4.  M. H. Yaghmaee
  Status:   In Proceedings
  Proceeding: IPDPS
  No.:  18
  Vol.:  14
  Year:  2008
  Pages:   1-8
  Publisher(s):   IEEE
  Supported by:  IPM
  Abstract:
The research community has recently witnessed the emergence of multi-processor system on chip (MPSoC) platforms consisting of a large set of embedded processors. Particularly, Interconnect networks methodology based on Network-on-Chip (NoC) in MP-SoC design is imminent to achieve high performance potential. More importantly, many well established schemes of networking and distributed systems inspire NoC design methodologies. Employing end-to-end congestion control is becoming more imminent in the design process of NoCs. This paper presents a centralized congestion scheme in the presence of both elastic and streaming flow traffic mixture. In this paper, we model the desired Best Effort (BE) source rates as the solution to a utility maximization problem which is constrained with link capacities while preserving Guaranteed Service (GS) traffics services requirements at the desired level. We proposed an iterative algorithm as the solution to the maximization problem which has the benefit of low complexity and fast convergence. The proposed algorithm may be implemented by a centralized controller with low computation and communication overhead.

Download TeX format
back to top
scroll left or right